知识中心主页
文献服务
文献资源
外文期刊
外文会议
专业机构
智能制造
高级检索
版权声明
使用帮助
期刊
ISSN
0913-5685
刊名
電子情報通信学会技術研究報告
参考译名
电子信息通信学会技术研究报告:集成电路
收藏年代
2000~2024
全部
2000
2001
2002
2007
2010
2011
2013
2014
2015
2018
2020
2021
2022
2023
2024
2002, vol.102, no.2
2002, vol.102, no.234
2002, vol.102, no.3
2002, vol.102, no.525
2002, vol.102, no.82
2002, vol.102, no.83
题名
作者
出版年
年卷期
Gate voltage control fluctuation in single electron transistor: operation speed improvements and quantum fluctuation effects
Tokio Yukiya; Yuichiro Hino; Koji Aizawa; Chugo Fujihashi
2002
2002, vol.102, no.83
A 1-V 2-GHz CMOS up-converter using self-switching mixers
Toshiyuki Umeda; Shoji Otaka; Kenji Kojima; Tetsuro Itakura
2002
2002, vol.102, no.83
A 100-GSa/s sampling oscilloscope macro for checking signal integrity in LSI
Makoto Takamiya; Masayuki Mizuno; Kazuyuki Nakamura
2002
2002, vol.102, no.83
A 10bit 30MSample/s low-power pipelined A/D converter using a pseudo differential architecture
Daisuke Miyazaki; Masanori Furuta; Shoji Kawahito
2002
2002, vol.102, no.83
A 7bit 450MSPS 50mW CMOS ADC in 0.3mm{sup}2
Koji Sushihara; Akira Matsuzawa
2002
2002, vol.102, no.83
0.13μm CMOS 5Gbps×20ch transceiver LSI
Nobuhide Yoshida; Kenichi Tanaka; Muneo Fukaishi; Masahiro Takeuchi; Kouichi Yamaguchi; Hiroyuki Uchida; Yasuyuki Morishita; Takehiko Sakamoto; Satoshi Nakamura; Tomoyuki Kaneko; Masaaki Soda; Masato Morita; Masakazu Kurisu; Takanori Saeki
2002
2002, vol.102, no.83
Single-chip 5.8GHz ETC transceiver IC with PLL and demodulation circuits using SiGe HBT/CMOS
Toru Masuda; Nobuhiro Shiramizu; Ken-ichi Ohhata; Satoshi Hanazawa; Masaki Kudoh; Yuko Tanba; Yusuke Takeuchi; Hiromi Shimamoto; Toshio Nagashima; Katsuyoshi Washio
2002
2002, vol.102, no.83
Wireless 1.25Gb/s transceiver module at 60GHz-band
Keiichi Ohata; Kenichi Maruhashi; Masaharu Ito; Shuya Kishimoto; Kazuhiro Ikuina; Takeya Hashiguchi; Nobuaki Takahashi; Shunichi Iwanaga
2002
2002, vol.102, no.83
One-chip receiver IC for 622Mb/s optical communication systems
Toru Takeshita; Takashi Nishimura
2002
2002, vol.102, no.83
An 800Mb/s physical layer LSI with hybrid port architecture for consumer electronics networking
Tsuyoshi Ebuchi; Takefumi Yoshikawa; Tadahiro Yoshida; Yukio Arima; Toru Iwata; Kazuko Nishimura; Hiroshi Kimura; Yoshihide Komatsu; Hiroyuki Yamauchi
2002
2002, vol.102, no.83
1
2
3
4
制造业外文文献服务平台