期刊


ISSN0925-1030
刊名Analog Integrated Circuits and Signal Processing
参考译名模拟集成电路与信号处理
收藏年代2000～2024



全部

2000 2001 2002 2003 2004 2005
2006 2007 2008 2009 2010 2011
2012 2013 2014 2015 2016 2017
2018 2019 2020 2021 2022 2023
2024

2024, vol.118, no.1 2024, vol.118, no.2 2024, vol.118, no.3 2024, vol.119, no.1 2024, vol.119, no.2 2024, vol.119, no.3

题名作者出版年年卷期
Systematic design of stable high-order delta sigma modulators using genetic algorithmSaatlo, Ali Naderi20242024, vol.118, no.1
Design of a delay locked loop with low power and high operating frequency range characteristics in 180-nm CMOS processSaraji, Fatemeh Esmaili; Ghorbani, Alireza; Anisheh, Seyed Mahmoud20242024, vol.118, no.1
A new digital background calibration technique for pipeline analog to digital converters using decision points of the voltage transfer characteristicsGhanbari, Kourosh; Farshidi, Ebrahim; Sheini, Navid Alaei20242024, vol.118, no.1
A wide-range and fast-locking all-digital DLL with one-cycle dynamic synchronizing for in-cell touched LC displayHong, Zhen-Jie; Lo, Yu-Lung; Shen, Kuan-Yu; Chen, Guan-Yu; Li, Wei-Ju20242024, vol.118, no.1
A fractional order HP memristive system with a line of equilibria, its bifurcation analysis, circuit simulation and ARM-FPGA-based implementationRichard, Tantoh Bitomo Francis; Alain, Kammogne Soup Tewa; Vaidyanathan, Sundarapandian; Clemente-Lopez, Daniel; Munoz-Pacheco, Jesus M.; Martin, Siewe Siewe20242024, vol.118, no.1
Schmitter trigger-based single-ended stable 7T SRAM cellKumar, Appikatla Phani; Lorenzo, Rohit20242024, vol.118, no.1
A compact adderless feed-forward incremental ΔΣ with multiple global references for CMOS image sensorsCallens, Nicolas; Gielen, Georges20242024, vol.118, no.1
A high-speed MCML charge pump design at 10 GHz frequency in 45 nm CMOS technology for PLL applicationSivasakthi, M.; Radhika, P.20242024, vol.118, no.1
A modular programmable and linear charge pump with low current mismatchSamaras, Dimitrios; Hatzopoulos, Alkiviadis20242024, vol.118, no.1
A novel reversible gate and optimised implementation of half adder, subtractor and 2-bit multiplierSoyane, Siddhesh; Kushwaha, Ajay Kumar; Dhane, Dhiraj Manohar20242024, vol.118, no.1
12



制造业外文文献服务平台