知识中心主页
文献服务
文献资源
外文期刊
外文会议
专业机构
智能制造
高级检索
版权声明
使用帮助
期刊
ISSN
0923-8174
刊名
Journal of Electronic Testing
参考译名
电子测试杂志:理论与应用
收藏年代
2000~2024
全部
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2001, vol.17, no.1
2001, vol.17, no.2
2001, vol.17, no.3-4
2001, vol.17, no.5
2001, vol.17, no.6
题名
作者
出版年
年卷期
Test challenges in nanometer technologies
Sandip Kundu; Sujit T. Zachariah; Sanjay Sengupta; Rajesh Galivanche
2001
2001, vol.17, no.3-4
Current testing procedure for deep submicron devices
Anton Chichkov; Dirk Merlier; Peter Cox
2001
2001, vol.17, no.3-4
Design for delay testability in high-speed digital ICs
H. G. Kerkhoff; H. Speek; M. Shashani; M. Sachdev
2001
2001, vol.17, no.3-4
Delay fault testing: choosing between random SIC and random MIC test sequences
A. Virazel; R. David; P. Girard; C. Landrault; S. Pravossoudovitch
2001
2001, vol.17, no.3-4
On-chip test for mixed-signal ASICs using two-mode comparators with bias-programmable reference voltages
Daniela Venuto; Michael J. Ohletz
2001
2001, vol.17, no.3-4
Optimizing sinusoidal histogram test for low cost ADC BIST
F. Azais; S. Bernard; Y. Bertrand; M. Renovell
2001
2001, vol.17, no.3-4
LEAP: an accurate defect-free I{sub}(DDQ) estimator
Antoni Ferre; Joan Figueras
2001
2001, vol.17, no.3-4
Defect detection form visual abnormalities in manufacturing process using I{sub}(DDQ)
Masaru Sanada
2001
2001, vol.17, no.3-4
A discussion on test pattern generation for FPGA-implemented circuits
M. Renovell; J. M. Portal; P. Faure; J. Figueras; Y. Zorian
2001
2001, vol.17, no.3-4
Compressed Bit fail maps for memory fail pattern classification
Jorg Vollrath; Ulf Lederer; Thomas Hladschik
2001
2001, vol.17, no.3-4
1
2
制造业外文文献服务平台